Verilog HDL synthesis
了解 Jayaram Bhasker 的《Verilog HDL synthesis》（Verilog HDL synthesis）：2007-02-22–2026-11-01 的 Hacker News 数据中有 2 次提及、2 位讨论者。阅读原文摘录、比较不同观点，将它加入你的书单。
分享到 X社区里的声音
最近 2 条来源记录提及不等于推荐。标签来自源数据的自动分类；请打开原始讨论核对上下文。
此记录保留了作者、时间和来源链接，请打开 HN 阅读完整上下文。
在 Hacker News 阅读原文…rd good things about that book by Douglas Smith but haven't looked at it yet. Out of several (expensive) books I do have, these are the ones that've been most helpful: - Verilog HDL Synthesis by Bhasker - FPGA Prototyping by Verilog Examples by Pong P. Chu - Advanced FPGA Design by Kilts - The two "Learning By Example using Verilog" books by Richard Haskell (these are actually written specifically for use with the Digilent Nexys2 board I mentioned in an earlier post) Many of the others are impractical, academic junk that waste your time with things like gate-level design, Karnaugh maps and the like that are handled by the synthesis tool nowadays. Unless you are writing a synthesis tool you don't need 75% of what's in most HDL textbooks.
在 Hacker News 阅读原文